PSoC-Based Real-Time Data Acquisition for a Scalable Spiking Neural Network Hardware Architecture

dc.contributor.authorZapata, Mireya
dc.contributor.authorBalaji, Upasana
dc.contributor.authorMadrenas, Jordi
dc.date.accessioned2022-06-30T16:31:11Z
dc.date.available2022-06-30T16:31:11Z
dc.date.issued2018
dc.description.abstractData acquisition for monitoring the spiky activity of large-scale SNN hardware architectures are a challenge due to their time constraints, complexity, large logic size, and so on. This paper presents a versatile PSoC-Based Data Acquisition prototype, where a specialized Master Device is used for this purpose. It benefits from the heterogeneous nature of SoC platforms that allows it to host programmable logic together with a hard-core ARM processor integrating memory and a variety of peripherals in a single chip. The presented design enables monitoring the performance of a multi-chip neural network through a single Ethernet interface in a hardware and software co-design, which is combined with an application developed in Python that allows the visualization on the PC of a dynamic raster plot of neural activity. In addition, an example of full platform functionality is shown. © 2018 IEEE.es
dc.identifier.urihttps://ieeexplore.ieee.org/document/8580286
dc.identifier.urihttps://hdl.handle.net/20.500.14809/3439
dc.language.isoenges
dc.publisher2018 IEEE 3rd Ecuador Technical Chapters Meeting, ETCM 2018. 17 December 2018. 3rd IEEE Ecuador Technical Chapters Meeting, ETCM 2018. Cuenca. 15 October 2018 through 19 October 2018es
dc.rightsopenAccesses
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/es
dc.titlePSoC-Based Real-Time Data Acquisition for a Scalable Spiking Neural Network Hardware Architecturees
dc.typearticlees

Archivos