Por favor, use este identificador para citar o enlazar este ítem: https://repositorio.uti.edu.ec//handle/123456789/3428
Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.contributor.authorZapata, Mireya-
dc.contributor.authorMadrenas, Jordi-
dc.contributor.authorAlvarez, Jorge-
dc.date.accessioned2022-06-30T14:45:29Z-
dc.date.available2022-06-30T14:45:29Z-
dc.date.issued2020-
dc.identifier.urihttps://link.springer.com/chapter/10.1007/978-3-030-20454-9_29-
dc.identifier.urihttp://repositorio.uti.edu.ec//handle/123456789/3428-
dc.description.abstractIn this paper, the implementation of a programmable Axonal Delay Controller (ADyC) mapped on a hardware Neural Processor (NP) FPGA-based is reported. It is possible to define axonal delays between 1 to 31 emulation cycles to global and local pre-synaptic spikes generated by NP, extending the temporal characteristics supported by this architecture. The prototype presented in this work contributes to the realism of the network, which mimics the temporal biological characteristics of spike propagation through the cortex. The contribution of temporal information is strongly related to the learning process. ADyC operation is transparent for the rest of the system and neither affects the remaining tasks executed by the NP nor the emulation time period. In addition, an example implemented on hardware of a neural oscillator with programmable delays configured for a set of neurons is presented in order to demonstrate full platform functionality and operability. © 2020, Springer Nature Switzerland AG.es
dc.language.isoenges
dc.publisherAdvances in Intelligent Systems and Computing. Volume 965, Pages 284 - 292. AHFE International Conference on Human Factors in Artificial Intelligence and Social Computing, the AHFE International Conference on Human Factors, Software, Service and Systems Engineering, and the AHFE International Conference of Human Factors in Energy, 2019. Washington D.C. 24 July 2019 through 28 July 2019es
dc.rightsopenAccesses
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/es
dc.titleAxonal Delay Controller for Spiking Neural Networks Based on FPGAes
dc.typearticlees
Aparece en las colecciones: Artículos Científicos Indexados

Ficheros en este ítem:
No hay ficheros asociados a este ítem.


Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons Creative Commons